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Introduction
Active Filters are principal building blocks in modern radio frequency (RF) and baseband systems. Channel select filters [1] and image-rejection filters [2] are routinely designed using active filters. The design of an active filter has to consider intricate tradeoffs among power, gain, bandwidth, noise, and linearity, among others. To address such design complexity, many design optimization methods have been proposed. A genetic algorithm [3] - [5] has been used to optimize active filters, and a general matrix-based approach [6] has been applied to design continuous-time filters. Specific design parameters, such as dynamic range and stability, can be optimized by various algorithms [7] - [9] . While those papers address various challenges in an active filter design mainly at architecture-level, the result of optimization does not seamlessly lead to a fully optimized transistor-level filter design.
In this paper, we present an active filter optimization method based on geometric programming (GP), a special kind of convex optimization that has shown viability in optimizing various analog circuits at all levels of design hierarchies [10] - [13] . Our specific focus is the design optimization of a Gm-C biquad cell using two integrators [14] . Since the biquad cell is a key building block in any filter design, our method can be easily extended to higher order active filter designs. Compared to recently published active filter optimization work via GP in [15] , our work focusses on presenting new modeling and optimization techniques that enable a fully-optimized transistor-level filter design, while the work in [15] emphasizes more on high-level design explorations with no actual circuit-level simulations/verifications. Applying GP-based circuit optimization to the active filter design entails several inherent challenges. In this work, we focus on addressing two such challenges: 1) finding optimal biasing for individual transistors and 2) including modeling constraints that are not natively compatible with GP. In 1), conventional GP-based optimization assumes that transistors in a circuit are in the saturation region [10] . While this is a reasonable assumption in most cases, biasing transistors at the subthreshold region can often lead to significant power reduction due to high g m /I D which is transconductor efficiency. Transistors in the subthreshold region exhibit lower f T compared with those in the saturation region; however, low f T in the nanometer CMOS process can still be beyond multi-GHz, which is acceptable for many existing RF systems. At the same time, biasing every transistor at the subthreshold region in a given circuit structure would not necessarily yield a globally-optimal design. In this work, we embed a g m /I D -based selection algorithm in the GP-optimization so that a proper device operating region can be automatically and individually selected for transistors in a given circuit structure. This method helps improve the accuracy of the optimized design when low-power dissipation is the critical design metric. In 2), GP-based optimization requires that the circuit models must fit into specific functional forms, known as posynoimal inequality and monomial equality. For the active filter optimization, a key noise model equation is fundamentally not in posynomial form, which in general can't be handled via GP. To address this issue, we propose a designer-guided iterative method via a bisection algorithm, thereby including non-posynomial functions in the circuit models. While demonstrated only for noise model constraint in this work, the presented technique is general and therefore can be extended to handle other nonposynomial models in GP-based circuit optimization.
This paper is organized as follows. GP-based optimization is reviewed in Sect. 2. Section 3 presents active filter modeling for GP optimization. The target application of our filter design is low-energy RF transceivers, such as Bluetooth LE and IEEE 802.15.4q. Section 4 describes the proposed g m /I D -based selection algorithm and bisection algorithm to incorporate the non-posynomial model.
Numerical results are shown in Sect. 5. Section 6 concludes the paper with a brief summary.
Review of GP-Based Optimization
Geometric programming is an optimization problem that can be transformed into a convex problem. Being a global optimization, an initial value for the solution is not necessary to find a globally optimal solution. Two types of functions are used in GP, namely monomial and posynomial functions. They have the following forms
where c k 0 and α nk ∈ R. When K = 1, f is called a monomial function; otherwise, f is a posynomial function, which essentially is a sum of the monomial functions. GP is an optimization problem that has a posynomial objective function of design variables x i with a set of posynomial inequality constraints and monomial equality constraints:
By the logarithmic transformation of both variable x i in (5) and the constraint and objective functions in (2), and (3)∼(4), the GP problem can be solved as a convex programming problem; therefore, it can be efficiently solved using an interior point method [16] . Note that the obtained solution is guaranteed to be globally optimum due to the fundamental nature of convex optimization. Table 1 shows several characteristics of various optimization methods for comparison of GP and other optimization techniques. The advantages of GP are its shorter optimization time and the availability of transistor-level and high-level optimization. Despite the high modeling effort required, GP has the significant advantage that it can analyze various design tradeoffs, as shown in Sect. 5.
Active Filter Modeling

Device Modeling
To build a circuit model in a GP-compatible way, a processdependent device model is needed. We create either monomial or posynomial functions of small signal parameters and bias voltages based on a convex piecewise-linear function fitting [17] . Data points obtained from DC sweep simulations in the foundry 65 nm-CMOS process are used. To assess the feasibility of including the subthreshold region into GP optimization, we generated both saturation and subthreshold mode models. The resulting device models are listed in Appendix. Table 2 shows mean/max percentage fitting errors (|(y GPmodel − y simul )/y simul | · 100) of the key device models. The device models are functions of width W, length L, drain current I DS , and V DS . The range of the sweep simulation for L and V DS are from 60 nm to 2 μm and from 50 mV to 350 mV, respectively. We assume a multi-finger transistor structure with a fixed finger width W = 120 nm. The comparison in Table 2 reveals that although the subthreshold model has a slightly higher modeling error due to its inherent exponential I D -V GS behavior, the model still shows reasonably good accuracy, leading us to conclude that including the subthreshold model into the GP optimization would not significantly degrade the quality of the Table 2 Mean/Max % modeling errors in NMOS devices. optimization result. The design optimization method to select the proper operational region is presented in Sect. 4.
Circuit Modeling
The specific active filter we consider is shown in Fig. 1 . The filter is essentially a cascade of two Gm-C stages with feedback to yield a single-ended biquadratic output. The first stage is a differential pair with an active current mirror followed by a source follower in the second stage. Our target application is a Bluetooth low-energy system where minimum energy is the most critical design goal.
1) Bias Model:
To keep short channel devices in saturation, the following posynomial inequality is required:
where ΔV DSAT, min is the preset margin to prevent devices from operation in the triode region. A ΔV DSAT, min of 10 mV is used in this design optimization. We impose (6) for every transistor in Fig. 1 . With V DSAT being a model parameter in Table 2 , (6) is a posynomial inequality with a design variable V DS . We also impose an upper bound on the current efficiency as a posynomial inequality as
p where η max is the maximum current efficiency or (g m /I DS ) max . In modern processes, η max is typically around 25 which is limited by g m /I DS in subthreshold region. In our model, we used η max = 35 to explicitly detect the devices that are only limited by g m /I DS condition. As presented later in this paper, constraint (7) is used as a criterion in selecting devices in the subthreshold mode.
The matching constraints of a differential topology are modeled by the following five monomial equalities:
where W and L of each transistor are variables of the design optimization.
The circuit topology shown in Fig. 1 specifies Kirchhoff's current law (KCL) and Kirchhoff's voltage law (KVL) for node voltage and branch current, respectively, as (12) where V IN,CM is the input common mode at the gate of M 3 . KCL and current mirrors are expressed in (9) . Inequality (10) constrains the bias voltage of the differential pair by KVL, and inequality (11) constrains the possible range of the drain-source voltages for M 2 and M 7 . Inequality (12) is a critical constraint that includes four bias voltages within V DD . In this paper, we use V DD = 0.6V to reduce power dissipation. Therefore, with two gate-source voltages between the rails, the bias constraint in (12) is hard to satisfy. To reliably find a feasible bias condition and avoid potential current mismatch between I D4 and I D5 in the steady state, we impose extra bias constraints as
where a V GS5 max of 250 mV and a V DSAT5 max of 100 mV are used in this optimization. These constraints guarantee that M 5 stays away from the triode region with a sufficient voltage margin.
2) Gain and Bandwidth Model:
The second-order filter we consider in Fig. 1 has two poles within the feedback loop. The resulting closed-loop biquadratic transfer function can be modeled using quality factor Q and peaking frequency
where A v is the DC gain and ω 1 and ω 2 are pole frequencies, the closed-loop transfer function can be expressed as
One can easily show that f n and Q in (15) are expressed as
The A v , ω 1 , and ω 2 of the filter circuit shown in Fig. 1 can be found as (19) where C M and C OUT are the total capacitors at the M and output nodes, respectively,
By combining (20) and (21) with (16) and (17), one can express f n and Q as
When Q is reasonably high, the gain at the peaking frequency can be approximated as the product of the closed loop DC gain A v,closed and the quality factor Q as
where A v,closed ≈ 1 with unity-gain feedback in Fig. 1 . Thus, if we choose the peaking frequency as the signal frequency, Q in (23) becomes simply the gain at the signal frequency.
To impose gain and bandwidth constraints, we make a few approximations as
With (25), the inverse of (22) and (23) squared can be used in posynomial inequalities as
where f n,min and Gain min are lower bounds that are used in setting the specifications of the design optimization.
3) Noise Model: Noise performance is a key performance specification in any filter design. The total integrated noise power at output in a second-order system can be expressed for a given bandwidth and quality factors [18] as
where V n,0 is the DC noise power spectral density at input. In our filter circuit in Fig. 1 , V n,0 is given by
where noise factor γ is a thermal noise coefficient of the transistor. Ideally, γ has a value of 2/3, but it has been reported that experimental measurements show γ ≈ 1 in a submicron CMOS process and γ depends also on channel length and bias voltage [19] . In our optimization, we consider such effects by creating a monomial model of γ as a function of L and IDS/W as
which is generated by noise sweep simulations and model fitting in a foundry 65nm CMOS technology. The modeling error of γ is less than 8%. This approach enables us to optimize the noise performance of the filter while considering the dependence of γ on channel length and bias voltage. Signal-to-noise ratio (SNR) at the filter output can be constrained as SNR out,min ≤ SNR out = P sig,out /P noise,out (31)
where SNR out,min and V in,peak can be determined from design specifications according to the applications. In our case, we assume that this filter is used as part of the image rejection filter in a Bluetooth low energy (LE) receiver. Bluetooth LE specifies the input sensitivity of −90 dBm and a bit error rate (BER) of 0.1%. To achieve a BER of 0.1% in the Gaussian minimum shift keying (GMSK) modulation scheme, an SNR of 10 dB is required in view of the total system. In this paper, we assume that an SNR out,min of 15 dB is required at the filter block. Considering an input sensitivity of −90 dBm with receiver blocks before a filter, such as low-noise amplifier (LNA), an IQ generator, and buffer of the mixer, we can determine the magnitude of V in,peak . In this paper, we use V in,peak = 1.26 mV considering an LNA gain of 27 dB, an IQ generator gain of 3 dB, and a buffer gain of 12 dB. By combining the SNR constraint and noise equations, one can impose the overall SNR constraint as
which is not a posynomial inequality since the denominator has multiple terms. An algorithm to address this issue is presented later in Sect. 4.
4) Other Constraints:
There are several other important design constraints that in general need to be included in active filter designs. These are not included in our model but can be added if the design specification changes.
· Stability: Phase margin of the feedback amplifier is directly related to the quality factor of the closed-loop system. Therefore, to specify certain phase margins, we can impose an upper bound on the quality factor. · Linearity: Imposing active filter nonlinearity in a GPcompatible form is not straightforward, but one can indirectly specify the output linearity constraint of the filter by imposing a lower bound on the open-loop gain of the feed-forward amplifier [20] . · Area: Since the area of the filter is dominated by transistors and capacitors, area constraints can be expressed as a posynomial function as
where the sum of width-length products of transistors is the total active area, C cap is the total metal capacitance value, and C 0 is the capacitance value per unit area. k is an experimental fuzzy factor to include signal and supply routing overhead in an actual layout. · Signal Swing: Headroom constraint can be modeled by adding extra term V swing to (10)- (12) in the bias model. Since the output voltage swing of the filter is very small in our case, we do not have V swing in the model. As described earlier in Sect. 3, the voltage swing is 1.26 mV at the filter output in our case, which can be neglected in the design optimization.
Device Selection/Bisection Method
Subthreshold Device Selection
As discussed earlier in the paper, biasing transistors in the subthreshold region can lead to significant power benefits. Since all transistors need not operate in the subthreshold region, the algorithm should selectively choose optimal biasing for each transistor individually. Figure 2 shows our twostep subthreshold device selection algorithm. For the convenience of discussion, type-A devices use the device models extracted for the saturation mode, while type-B is the one for the subthreshold mode. As a first-pass optimization, we begin nominal GP optimization assuming all devices are type-A. To find out which devices are required to be replaced by a type-B model, we check the current efficiency g m /I DS of every transistor obtained from the first-pass optimization. If the upper bound imposed on g m /I DS in (7) turns out to be active for a certain transistor, we interpret this as an indication that biasing the particular transistor at the subthreshold region can lead to improvement in the optimization result. After substituting such devices with the type-B model, we perform second-pass optimization to obtain better optimal results using both type-A and type-B device models. This simple two-step approach significantly improves the accuracy of the optimization result, as shown later in this paper. 
Bisection Method for Non-Posynomial Constraints
Non-posynomial constraints can occur in creating circuit models as exemplified in (33). A numerical technique is required to incorporate non-posynomial equations into a GP framework. We present a simple bisection method to address this issue, which is illustrated in Fig. 3 . In our specific example, the problem in (33) is that the denominator terms
cannot be simply approximated as a monomial. To begin iteration, we first assume equal output conductance g ds1 and g ds5 to simplify (35) as g m2 C 1 + 2g ds1 C 2 . Afterwards, we find the ratio between the two terms g m2 C 1 and 2g ds1 C 2 through iterations using the bisection method, which is also known as the binary search method. To reach the final value within a reasonable number of iterations, a realistic range of the feasible ratio must be determined before the iteration begins. We note from the circuit structure in Fig. 1 that g m2 C 1 /2g ds1 C 2 is essentially ω 2 /ω 1 in (19), which is the ratio of two poles. We will refer to this term as pole proximity. Since the first pole ω 1 and the second pole ω 2 are located relatively close in this design optimization, we assume that the pole proximity g m2 C 1 /2g ds1 C 2 may have a value between 0 and 2. The initial value of the pole proximity at the beginning of the algorithm is set at the middle of the feasible range. We then perform a series of GP optimizations to find the estimated optimal pole proximity value by narrowing down the search domain. In each iteration, the domain of the search is halved by comparing the pole proximity values from the optimization result and the estimated proximity value. Iteration is completed if the error from the comparison becomes less than 1%, which indicates the nonposynomial problem is solved properly. Fig. 3 Iterative optimization flow through bisection method.
Numerical Results and Discussion
Second-Order Filter Design Optimization
The Gm-C biquad shown in Fig. 1 is designed via GP-based optimization with the target design specification shown in Table 3 . The resulting design was verified by Spectre simulations. Table 3 summarizes the comparison between the optimization results and the Spectre simulation. The specification of f n is 2 MHz, which is the bandwidth of the lowpass filter with attenuation of 40 dB/decade. The SNR specification is 15 dB as required at the filter block from the system SNR budget. The actual optimization model is written and optimized using CVX, a convex optimization package for MATLAB [21] . For a given design specification, the optimized transistor-level filter consumes 0.62 μW. Errors between the optimization results and the simulation are less than 5% for all design specifications, indicating that the proposed GP-based optimization is performed with reasonably good accuracy.
To highlight the benefit of the optimal subthreshold/saturation mode selection, we compare the results from the first-pass (using the Type-A device in Fig. 2 ) and secondpass optimization (using Type-A and Type-B devices), as described in Sect. 4-A. It turns out that the second-pass optimization opts for the subthreshold mode for transistors M 1 , M 2 , and M 3 . The comparison in Table 4 indicates that the modeling accuracy is considerably improved in the secondpass optimization; here, the error refers to the deviation between the optimization result and the Spectre simulation. Two data points at f n 1 MHz and f n 2 MHz are shown to compare the errors. As evident from Table 4 , the errors from the first-pass optimization without the subthreshold mode device model are significantly higher than the second-pass optimization in all performance metrics, such as gain, f n , and SNR. Table 4 also reveals that such errors are the direct consequence of the inaccuracy in estimating small-signal parameters, such as g m and g ds . On the other hand, the error in the small-signal parameters in the second-pass optimization result is reasonably small in all performance metrics. Therefore, it can be said that the proposed two-step subthreshold/saturation selection algorithm helps enhance the accuracy of optimization.
The feasibility of the bisection algorithm presented in Table 3 GP Optimization result and Simulation for proposed optimization.
Sect. 4-B has also been verified. Our target is to find an accurate final value of the term (g m2 C 1 /2g ds1 C 2 ) in (35). A graphical illustration using a numerical example is shown in Fig. 4 . In the first iteration, the pole proximity value that we use in the optimization is 1 (denoted as a blue square). After the first-pass optimization, the actual proximity value obtained from the simulation is 0.56 (denoted as a red triangle), which is less than our estimated pole proximity value of 1. Since the actual value obtained from the optimization is lower than the middle of the feasible region, we update the expected pole proximity value to be in the middle of the lower bound of the feasible range (= 0) and the expected value used in the prior iteration (= 1), leading us to use 0.5 as the expected pole proximity value in the second-pass optimization. The sequential GP optimizations continue until both the expected value and the actual optimization result converge to a given error tolerance. In the case of our SNR optimization for the active filter design, the error becomes less than 1% when the number of iterations is beyond 7. By adopting this bisection method, the non-posynomial Table 4 Error between optimization result and spectre simulation. constraint can be incorporated in the GP framework.
Power-Performance Tradeoff Analysis
Design optimization can provide useful power performance tradeoffs that can help guide system-level design optimization. For instance, Fig. 5 shows the GP optimization and simulation results of power dissipation while varying the SNR specification in the optimization. As the SNR requirement increases, it can be seen that the power consumption rises. It is interesting to note that the power cost to increase the SNR is mild when the SNR specification is less than 11 dB, while the power cost to increase the SNR becomes much larger when the SNR requirement exceeds 11 dB. Also, Fig. 5 reveals that the absolute values of the error between the simulation and the optimization at each data point indicate that our filter model has reasonably good accuracy. More specifically, average errors of the gain and f n are 10.6% and 4.4%, respectively. The sensitivity of the total power on the SNR requirement can be leveraged to optimally assign power and noise budgets in the RF receiver design.
Another example of power-performance tradeoffs is shown in Fig. 6 . Since f n represents the bandwidth of the filter, Fig. 6 illustrates the power-bandwidth tradeoff. As the f n requirement increases, it can also be seen that the power dissipation rises. Optimization accuracy is maintained at each data point. In this experiment, average errors of the gain and SNR are 9.9% and 14.6%, respectively, indicating a good numerical accuracy of the optimization model is maintained over wide ranges of design specifications. Table 3 shows several characteristics of many optimization methods to compare GP and the other optimization technique. Advantages of GP are optimization time and availability of transistor level and high-level optimization. In spite of high modeling effort, GP has significant advantage that can analyze various design tradeoff as it is shown in Sect. 5.
Conclusions
In this paper, we proposed an active-filter optimization method via geometric programming. The presented equation-based active filter model along with new modeling techniques are shown to efficiently optimize a transistorlevel active filter for a given design specification. The two-step selection method for choosing the saturation and subthreshold modes has been proposed to enhance the accuracy of the optimization result for low-power designs. A bisection method has been applied to incorporate nonposynomial constraints in the GP optimization. The numerical experiments to validate the proposed modeling techniques show that the optimized designs achieve good accuracy over wide ranges of design specifications. Additionally, our optimization method can efficiently explore the optimal power-performance tradeoffs of an active filter, which can be very useful in deciding the block-level power budget in an RF system design.
Appendix:
In device modeling, either monomial or posynomial functions of small-signal parameters and bias voltages based on a convex piecewise-linear function fitting are created. Monomial models of several parameters in Table 2 Monomial models of M 4 and M 6 are PMOS and NMOS models, respectively, which are conventional device models in the saturation mode.
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